Optical Design and Engineering

Nesting ring architecture of multichip optical network on chip for many-core processor systems

[+] Author Affiliations
Wenzhe Li, Bingli Guo, Xin Li, Shan Yin, Yu Zhou, Shanguo Huang

Beijing University of Posts and Telecommunications, State Key Laboratory of Information Photonics and Optical Communications, Beijing, China

Opt. Eng. 56(3), 035106 (Mar 31, 2017). doi:10.1117/1.OE.56.3.035106
History: Received August 17, 2016; Accepted March 16, 2017
Text Size: A A A

Abstract.  Optical network on chip (ONoC) is an attractive solution for multicore/many-core processor systems due to its high power efficiency and enormous bandwidth. However, as increasing numbers of cores need to be interconnected, the scalability of a many-core processor on a single chip is limited by its process yield and power density. A multichip architecture is, therefore, proposed to improve the scalability of ONoC. In multichip architectures, the throughput and traffic delay rely on both the intrachip and interchip networks. To exploit the advantages of multichip systems, first we propose a multichip ONoC architecture for a many-core processor system that employs a nesting ring topology. The design principles of multichip systems of different sizes are then investigated to achieve higher throughput and lower delay. These principles include the number of chips and the number of cores per chip, which are considered jointly for the first time. Finally, we evaluate the performance of the proposed architecture, implemented in 240-core and 400-core systems, respectively, and compare it to two other traditional ONoC architectures with respect to throughput and end-to-end (ETE) delay. The results show that the proposed multichip system exhibits good scalability, achieves high throughput, and provides low ETE delay.

Figures in this Article
© 2017 Society of Photo-Optical Instrumentation Engineers

Citation

Wenzhe Li ; Bingli Guo ; Xin Li ; Shan Yin ; Yu Zhou, et al.
"Nesting ring architecture of multichip optical network on chip for many-core processor systems", Opt. Eng. 56(3), 035106 (Mar 31, 2017). ; http://dx.doi.org/10.1117/1.OE.56.3.035106


Access This Article
Sign in or Create a personal account to Buy this article ($20 for members, $25 for non-members).

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging & repositioning the boxes below.

Related Book Chapters

Topic Collections

PubMed Articles
Advertisement


 

  • Don't have an account?
  • Subscribe to the SPIE Digital Library
  • Create a FREE account to sign up for Digital Library content alerts and gain access to institutional subscriptions remotely.
Access This Article
Sign in or Create a personal account to Buy this article ($20 for members, $25 for non-members).
Access This Proceeding
Sign in or Create a personal account to Buy this article ($15 for members, $18 for non-members).
Access This Chapter

Access to SPIE eBooks is limited to subscribing institutions and is not available as part of a personal subscription. Print or electronic versions of individual SPIE books may be purchased via SPIE.org.