Paper
12 November 1981 General Purpose Very Large Scale Integration (VLSI) Chip For Computer Vision With Fault-Tolerant Hardware
Michael R. Lowry, Allan Miller
Author Affiliations +
Proceedings Volume 0281, Techniques and Applications of Image Understanding; (1981) https://doi.org/10.1117/12.965764
Event: 1981 Technical Symposium East, 1981, Washington, D.C., United States
Abstract
This article describes a VLSI NMOS chip suitable for parallel implementation of computer vision algorithms. The chip contains a two dimensional array of processors, each connected to its four neighbors. Each processor currently has 32 bits of internal storage in three shift registers, and can do arbitrary boolean functions as well as serial bit arithmetic. Our objective is to make a vision processor with one processor for each pixel. This will require a very high density VLSI implementation, filling an entire wafer. We will need fault-tolerant hardware to deal with the fabrication errors present in such large circuits. We plan to do this by incorporating redundant links in the processor interconnections and routing the links around faulty processors. Current work focuses on testing a prototype chip with one processor, redesigning the chip for a more compact and regular layout, and designing the redundant link interconnections and hardware support for picture size arrays of processors.
© (1981) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Michael R. Lowry and Allan Miller "General Purpose Very Large Scale Integration (VLSI) Chip For Computer Vision With Fault-Tolerant Hardware", Proc. SPIE 0281, Techniques and Applications of Image Understanding, (12 November 1981); https://doi.org/10.1117/12.965764
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image processing

Semiconducting wafers

Very large scale integration

Array processing

Computer vision technology

Machine vision

Algorithm development

RELATED CONTENT

Image Processing On A Versatile VLSI Array Processor
Proceedings of SPIE (December 11 1985)
A Double Precision High Speed Convolution Processor
Proceedings of SPIE (November 01 1989)
The Use Of Systolic Arrays In Robot Vision
Proceedings of SPIE (June 09 1986)
Connection Machine Vision Applications
Proceedings of SPIE (June 06 1987)

Back to Top