Paper
1 September 1990 VLSI architectures for the hierarchical block-matching algorithm for HDTV applications
Luc P.L. De Vos
Author Affiliations +
Proceedings Volume 1360, Visual Communications and Image Processing '90: Fifth in a Series; (1990) https://doi.org/10.1117/12.24227
Event: Visual Communications and Image Processing '90, 1990, Lausanne, Switzerland
Abstract
This paper describes VLSI-architectures for HDTV-suitable implementations of two well-known hierarchical block-matching algorithms: the three-step search algorithm and the one-at-a-time search algorithm. The architectures exploit the regularity and design efficiency of systolic arrays, combined with a decision-driven on-chip data handling. They are capable of treating (16*16)-blocks, with a maximum displacement of +/-14 pixels, at 50MHz pixel rate. Another important feature is the small input-data bandwidth, which keeps to a minimum the requirements to external memory units. Transistor count and chip area estimations show that the architectures can be realized with today's CMOS technologies.
© (1990) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Luc P.L. De Vos "VLSI architectures for the hierarchical block-matching algorithm for HDTV applications", Proc. SPIE 1360, Visual Communications and Image Processing '90: Fifth in a Series, (1 September 1990); https://doi.org/10.1117/12.24227
Lens.org Logo
CITATIONS
Cited by 32 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Distance measurement

Transistors

Image processing

Clocks

Visual communications

Algorithm development

Chemical elements

RELATED CONTENT

Depth propagation for semi-automatic 2D to 3D conversion
Proceedings of SPIE (March 17 2015)
VLSI components for a 560-Mbit/s HDTV codec
Proceedings of SPIE (September 01 1990)
Parallel processor for motion estimation
Proceedings of SPIE (February 27 1996)
Hierarchical motion-compensated deinterlacing
Proceedings of SPIE (November 01 1991)
VLSI Architectures For Block Matching Algorithms
Proceedings of SPIE (October 25 1988)

Back to Top