PC/ATM interface accelerator using reconfigurable technology

Jean-Francois Guillaud; Gerald Ouvradou; Jean-Daniel Laisne; Jo Le Drezen; Bernt Weber

doi:10.1117/12.224199

1 October 1995 PC/ATM interface accelerator using reconfigurable technology

Jean-Francois Guillaud, Gerald Ouvradou, Jean-Daniel Laisne, Jo Le Drezen, Bernt Weber

Proceedings Volume 2608, Emerging High-Speed Local-Area Networks and Wide-Area Networks; (1995) https://doi.org/10.1117/12.224199
Event: Photonics East '95, 1995, Philadelphia, PA, United States

Abstract

Current high-speed communication networks exhibit gigabit bandwidths. Nevertheless, applications cannot take advantage of these advances due to host interface and machine and system architecture limitations. Today, the main concern is to reduce the protocol overheads imposed on data transfers, minimizing memory copies and implementing off-host communication functions. We propose a novel architecture for real-time distributed systems using a 155Mbit/sATM network. The system is based on an intelligent communication interface board for PCs, which integrates a Transputer, an FPGA and a VRAM to implement flexible high level communication services. These services are multiple copy updates of distributed real-time data on monitoring machines, transfers of audio and video streams coming from several cameras. The main advantages of our architecture over traditional systems include the reduction of the multimedia load imposed on the host processor, the provision of an efficient real-time data service for applications, and the support of existing standard protocols such as TCP/IP for traditional data. The board is being developed and will soon be experimented on a platform with live applications. The interest of this work is reinforced by the fact that integration of a processor and FPGA on a single chip will be available in the near future. Keywords: Asynchronous Transfer Mode (ATM), high speed networks, communication interface architecture, Field Programmable Gate Array (FPGA), Transputer, real-time, distributed applications, multimedia

Citation Download Citation

Jean-Francois Guillaud, Gerald Ouvradou, Jean-Daniel Laisne, Jo Le Drezen, and Bernt Weber "PC/ATM interface accelerator using reconfigurable technology", Proc. SPIE 2608, Emerging High-Speed Local-Area Networks and Wide-Area Networks, (1 October 1995); https://doi.org/10.1117/12.224199

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available