Paper
22 March 1999 Use of the microprocessor NM6403 for neural net emulation
P. A. Chevtchenko, D. V. Fomine, V. M. Tchernikov, P. E. Vixne
Author Affiliations +
Proceedings Volume 3728, Ninth Workshop on Virtual Intelligence/Dynamic Neural Networks; (1999) https://doi.org/10.1117/12.343043
Event: Ninth Workshop on Virtual Intelligence/Dynamic Neural Networks: Neural Networks Fuzzy Systems, Evolutionary Systems and Virtual Re, 1998, Stockholm, Sweden
Abstract
This paper presents an approach of large neural net emulation by using new neuroprocessor NM6403, designed by RC Module. Model of neural net, hardware supported by neuroprocessor architecture, is discussed and some key features of NM6403, such as processing of data with variable bit length and two 64-bit external buses, are highlighted. Examples of emulation of neural nets by one neuroprocessor are shown and its performance is estimated. Proposals are also examined how to build large super parallel computing systems with NM6403 as a basic block. There are two hardware supported ways to connect neuroprocessor with other ones: using of shared memory mode of any of two external buses or two communication ports, compatible with those of DSP TMS320C4x. These abilities allow to build various parallel structures as trees, rings, grids and so on.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
P. A. Chevtchenko, D. V. Fomine, V. M. Tchernikov, and P. E. Vixne "Use of the microprocessor NM6403 for neural net emulation", Proc. SPIE 3728, Ninth Workshop on Virtual Intelligence/Dynamic Neural Networks, (22 March 1999); https://doi.org/10.1117/12.343043
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Neurons

Neural networks

Clocks

Data processing

Digital signal processing

Data modeling

Data storage

Back to Top