Sub-5.5 FO4 delay CMOS 64-bit domino/threshold logic adder design

Peter Celinski; Sorin Dan Cotofana; Said F. Al-Sarawi; Derek Abbott

doi:10.1117/12.524776

30 March 2004 Sub-5.5 FO4 delay CMOS 64-bit domino/threshold logic adder design

Peter Celinski, Sorin Dan Cotofana, Said F. Al-Sarawi, Derek Abbott

Proceedings Volume 5274, Microelectronics: Design, Technology, and Packaging; (2004) https://doi.org/10.1117/12.524776
Event: Microelectronics, MEMS, and Nanotechnology, 2003, Perth, Australia

Abstract

This paper presents the design of a CMOS 64-bit adder using threshold logic gates based on Logical Effort (LE) transistor level delay estimation. The adder is a hybrid design, consisting of domino logic and the recently proposed Charge Recycling Threshold Logic (CRTL). The delay evaluation is based LE modeling of the delay of the domino and CRTL gates. From the initial estimations, the 8-bit sparse carry look-ahead/carry-select scheme has a delay of less than 5.5 FO4 (fan-out-of-four inverter delay), which is more than 1 FO4 delay faster than any previously published domino design.

Citation Download Citation

Peter Celinski, Sorin Dan Cotofana, Said F. Al-Sarawi, and Derek Abbott "Sub-5.5 FO4 delay CMOS 64-bit domino/threshold logic adder design", Proc. SPIE 5274, Microelectronics: Design, Technology, and Packaging, (30 March 2004); https://doi.org/10.1117/12.524776

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available