Hardware-based JPEG2000 video coding system

Arthur R. Schuchter; Andreas Uhl

doi:10.1117/12.702278

26 February 2007 Hardware-based JPEG 2000 video coding system

Arthur R. Schuchter, Andreas Uhl

Proceedings Volume 6496, Real-Time Image Processing 2007; 64960G (2007) https://doi.org/10.1117/12.702278
Event: Electronic Imaging 2007, 2007, San Jose, CA, United States

Abstract

In this paper, we discuss a hardware based low complexity JPEG 2000 video coding system. The hardware system is based on a software simulation system, where temporal redundancy is exploited by coding of differential frames which are arranged in an adaptive GOP structure whereby the GOP structure itself is determined by statistical analysis of differential frames. We present a hardware video coding architecture which applies this inter-frame coding system to a Digital Signal Processor (DSP). The system consists mainly of a microprocessor (ADSP-BF533 Blackfin Processor) and a JPEG 2000 chip (ADV202).

Citation Download Citation

Arthur R. Schuchter and Andreas Uhl "Hardware-based JPEG 2000 video coding system", Proc. SPIE 6496, Real-Time Image Processing 2007, 64960G (26 February 2007); https://doi.org/10.1117/12.702278

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available