A scalable multi-FPGA framework for real-time digital signal processing

K. M. Irick; M. DeBole; S. Park; A. Al Maashri; S. Kestur; C.-L. Yu; N. Vijaykrishnan

doi:10.1117/12.834177

2 September 2009 A scalable multi-FPGA framework for real-time digital signal processing

K. M. Irick, M. DeBole, S. Park, A. Al Maashri, S. Kestur, C.-L. Yu, N. Vijaykrishnan

Proceedings Volume 7444, Mathematics for Signal and Information Processing; 744416 (2009) https://doi.org/10.1117/12.834177
Event: SPIE Optical Engineering + Applications, 2009, San Diego, California, United States

Abstract

FPGAs have emerged as the preferred platform for implementing real-time signal processing applications. In the sub-45nm technologies, FPGAs offer significant cost and design-time advantages over application-specific custom chips and consume significantly less power than general-purpose processors while maintaining, or improving performance. Moreover, FPGAs are more advantageous than GPUs in their support for control-intensive applications, custom bit-precision operations, and diverse system interface protocols. Nonetheless, a significant inhibitor to the widespread adoption of FPGAs has been the expertise required to effectively realize functional designs that maximize application performance. While there have been several academic and commercial efforts to improve the usability of FPGAs, they have primarily focused on easing the tasks of an expert FPGA designer rather than increasing the usability offered to an application developer. In this work, the design of a scalable algorithmic-level design framework for FPGAs, AlgoFLEX, is described. AlgoFLEX offers rapid algorithmic level composition and exploration while maintaining the performance realizable from a fully custom, albeit difficult and laborious, design effort. The framework masks aspects of accelerator implementation, mapping, and communication while exposing appropriate algorithm tuning facilities to developers and system integrators. The effectiveness of the AlgoFLEX framework is demonstrated by rapidly mapping a class of image and signal processing applications to a multi-FPGA platform.

Citation Download Citation

K. M. Irick, M. DeBole, S. Park, A. Al Maashri, S. Kestur, C.-L. Yu, and N. Vijaykrishnan "A scalable multi-FPGA framework for real-time digital signal processing", Proc. SPIE 7444, Mathematics for Signal and Information Processing, 744416 (2 September 2009); https://doi.org/10.1117/12.834177

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available