The Relationship Between Word And Bit Level Systolic Arrays As Applied To Matrix X Matrix Multiplication

J. V. McCanny; K. W. Wood; J. G. McWhirter; C. J. Oliver

doi:10.1117/12.936449

28 November 1983 The Relationship Between Word And Bit Level Systolic Arrays As Applied To Matrix X Matrix Multiplication

J. V. McCanny, K. W. Wood, J. G. McWhirter, C. J. Oliver

Author Affiliations +

Proceedings Volume 0431, Real-Time Signal Processing VI; (1983) https://doi.org/10.1117/12.936449
Event: 27th Annual Technical Symposium, 1983, San Diego, United States

Abstract

The mapping of matrix x matrix multiplication on to both word and bit level systolic arrays has been investigated. It has been found that well defined word and bit level data flow constraints must be satisified within such circuits. An efficient and highly regular bit level array has been generated by exploiting the basic compatibilities in data flow symmetries at each level of the problem. A detailed description of the circuit which emerges is given and some details relating to its practical implementation are discussed.

Citation Download Citation

J. V. McCanny, K. W. Wood, J. G. McWhirter, and C. J. Oliver "The Relationship Between Word And Bit Level Systolic Arrays As Applied To Matrix X Matrix Multiplication", Proc. SPIE 0431, Real-Time Signal Processing VI, (28 November 1983); https://doi.org/10.1117/12.936449

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available