Agile design of DCT circuit on soft CGRA

Dongping Li; Guojie Luo; Wei Yan

doi:10.1117/12.2628040

18 February 2022 Agile design of DCT circuit on soft CGRA

Dongping Li, Guojie Luo, Wei Yan

Proceedings Volume 12162, International Conference on High Performance Computing and Communication (HPCCE 2021); 1216205 (2022) https://doi.org/10.1117/12.2628040
Event: 2021 International Conference on High Performance Computing and Communication, 2021, Guangzhou, China

Abstract

High-level synthesis technology is a technology for circuit design using high-level languages such as C, C++, or System C. This design method is suitable for algorithm engineers to implement calculation prototypes and is not suitable for hardware engineers to design circuits from the register transfer level. In addition, from the perspective of agile development and code reuse, C, C++, and System C are far from another hardware description language, Chisel. However, there are relatively few electronic design automation tools for Chisel, so we propose a circuit design flow based on CGRA hardware, in which Chisel designs the PE unit of CGRA. However, Chisel has few electronic design automation tools, so a circuit design flow based on CGRA is proposed. Dedicated data flow graph generation tools and typical coarse-grained reconfigurable arrays are implemented for this design flow. This article describes a design process based on CGRA and compares the design process with HLS through the DCT circuit design process. Through the experimental comparison of the two circuit implementation processes, it is found that, first of all, the correctness of the CGRA-based design process and the availability of data flow diagram generation tools. Secondly, from a design point of view, the use of Chisel will increase the overall development speed and increase the reusability of design files. Finally, from the perspective of toolchains, part of the tools in the new design process uses open-source toolchains, which reduces the cost of using toolchains and promotes the development of toolchains to a certain extent.

Citation Download Citation

Dongping Li, Guojie Luo, and Wei Yan "Agile design of DCT circuit on soft CGRA", Proc. SPIE 12162, International Conference on High Performance Computing and Communication (HPCCE 2021), 1216205 (18 February 2022); https://doi.org/10.1117/12.2628040

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
9 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Clocks

Digital signal processing

Associative arrays

Optimization (mathematics)

Computer aided design

Field programmable gate arrays

C++

Show All Keywords

Keywords/Phrases

Search In:

Publication Years