Paper
9 February 2024 A multi-objective optimization register clustering method
Ningzhuang Liu, Hanyu Deng
Author Affiliations +
Proceedings Volume 13073, Third International Conference on High Performance Computing and Communication Engineering (HPCCE 2023); 130731C (2024) https://doi.org/10.1117/12.3026383
Event: Third International Conference on High Performance Computing and Communication Engineering (HPCCE 2023), 2023, Changsha, China
Abstract
The clock tree synthesis (CTS) step is critical for the physical design of ultra-large-scale integrated circuits (VLSI). Outstanding CTS results can reduce the skew of clock networks, decrease chip power consumption while improving performance and reliability of the chip. This paper proposes a register clustering method based on the nondominated sorting genetic algorithm II (NSGA-II) algorithm to generate the leaf-level topology of the clock tree, addressing multi-objective optimization issues in integrated circuit physical design. We model register clustering as a multi-objective optimization problem. By analyzing the clock network model and power consumption to design the objective functions, register clustering schemes are encoded. Pareto optimal solutions are obtained through iterative evolution and non-dominated sorting. This method is integrated into the traditional CTS process. Three circuits were selected from the ISCAS89 benchmark circuit for testing and analysis proving its effectiveness. Experimental results show that compared to traditional clock tree synthesis methods, our approach reduces timing skew by more than 5%, maximum clock delay by over 15%, and power consumption by over 10%. Our strategy achieves a balance among multiple physical design objectives, obtaining superior clustering schemes. This paper offers an effective algorithm for multi-objective register clustering.
(2024) Published by SPIE. Downloading of the abstract is permitted for personal use only.
Ningzhuang Liu and Hanyu Deng "A multi-objective optimization register clustering method", Proc. SPIE 13073, Third International Conference on High Performance Computing and Communication Engineering (HPCCE 2023), 130731C (9 February 2024); https://doi.org/10.1117/12.3026383
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Clocks

Power consumption

Capacitance

Design

Mathematical optimization

Genetic algorithms

Electronic design automation

Back to Top