Paper
1 March 1992 High Tc superconducting digital gates
Roger Davidheiser
Author Affiliations +
Abstract
Superconducting digital gates promise high speed performance at exceedingly low power. Thus, if this technology meets acceptance in packing density, integration levels, margins, and ease of design, it will be extremely competitive. TRW has recently reported the first digital gates in the new high temperature superconducting material YBaCuO. The gates are embedded in a novel architecture that achieves an ease of design and resembles the circuitry employed by the CMOS community. Thus not only will the circuitry operate with convenient minature cryocoolers supporting 65K, but a large group of designers will aid the development. As well the architecture supports gate array development procedures. We report the Boolean functions of AND, EXOR, EXNOR, inversion and buffer gates developed at low speed and reduced temperature. Modelling of newer devices allready available to us predicts operation at up to a 1 GHz clock and at 50K. The additional functions of NAND, NOR, and OR are modifications of the final wiring layer on the basic gate design.
© (1992) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Roger Davidheiser "High Tc superconducting digital gates", Proc. SPIE 1597, Progress in High-Temperature Superconducting Transistors and Other Devices II, (1 March 1992); https://doi.org/10.1117/12.2321841
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Superconductors

Technetium

Calcium

Clocks

Cryocoolers

Defense and security

Modeling

Back to Top