Paper
19 September 1995 Programmable real-time FIR-filter logic device
Eduardo I. Boemo, F. Barbero, J. Faura, J. Jauregui, J. M. Meneses
Author Affiliations +
Abstract
This paper resumes the development of an integrate tool for designing high-speed, real-time, FIR-filter circuits. The system is composed of programmable IC and an associate software for filter repsonse analysis, synthesis of coefficients, and circuit programming. The architecture is highly regular, easily expandable and its control is distributed. The chip can be programmed by a PC or by using an EPROM. The prototypes have been fabricated using the CMOS 1.5micrometers Standard Cell of ES2. Moreover, some heuristics about multipliers upgrated to CMOS 1micrometers - Cadence DFWII are resumed.
© (1995) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Eduardo I. Boemo, F. Barbero, J. Faura, J. Jauregui, and J. M. Meneses "Programmable real-time FIR-filter logic device", Proc. SPIE 2607, Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, (19 September 1995); https://doi.org/10.1117/12.221343
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Computer aided design

Clocks

Finite impulse response filters

Prototyping

Capacitance

Computer programming

Multiplexers

RELATED CONTENT

Hybrid pipelined and multiplexed FIR filter architecture
Proceedings of SPIE (November 13 2000)
On-the-fly reconfigurable logic
Proceedings of SPIE (February 28 2005)
Self-timed adder performance and area modeling
Proceedings of SPIE (October 26 2004)
Power-driven FPGA to ASIC conversion
Proceedings of SPIE (May 10 2007)

Back to Top