Paper
24 October 1997 Reconfigurable-hardware-based digital signal processing for wireless communications
Kevin J. Page, Jeanette F. Arrigo, Paul M. Chau
Author Affiliations +
Abstract
This paper presents, index mapping, a technique to efficiently map a widely used class of digital signal processing algorithms onto a space/time paradigm with immediate representation as the partitioning and scheduling map of a small, I/O efficient, hardware array. When applied to reconfigurable FPGA based hardware architectures with downstream sea-of-gates optimization methods, the resulting systems form a dynamic signal processing environment with the best mix of performance and flexibility for wireless applications. Herein, index mapping is demonstrated with a mapping of the fast Fourier transform (FFT) onto an FPGA computing machine, the reconfigurable processor (RCP).
© (1997) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Kevin J. Page, Jeanette F. Arrigo, and Paul M. Chau "Reconfigurable-hardware-based digital signal processing for wireless communications", Proc. SPIE 3162, Advanced Signal Processing: Algorithms, Architectures, and Implementations VII, (24 October 1997); https://doi.org/10.1117/12.279508
Lens.org Logo
CITATIONS
Cited by 13 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Digital signal processing

Chemical elements

Fourier transforms

Algorithm development

Field programmable gate arrays

Matrices

Reconfigurable computing

RELATED CONTENT


Back to Top