Paper
28 December 1982 Configurable,Highly Parallel (CHiP) Approach For Signal Processing Applications
Lawrence Snyder
Author Affiliations +
Proceedings Volume 0341, Real-Time Signal Processing V; (1982) https://doi.org/10.1117/12.933690
Event: 1982 Technical Symposium East, 1982, Arlington, United States
Abstract
Between the conception of a real time signal processor and its functional, VLSI realization there is an enormous amount of effort devoted to designing, revising, optimizing and testing. Since the process is cumulative -- later work builds on previous work -- and since the activity becomes progressively more detailed, more constrained and more exacting, it follows that the global design parameters should be fully explored. Global design decisions, when correct, can have a greater effect on performance than many local optimiza-tions. When the decisions are wrong, they can cause continual difficulty. Accordingly, we propose a design methodology based on the Configurable, Highly Parallel (CHiP) architecture family1 that focuses on exploring global design parameters and is especially well suited to the VLSI implementation of signal processing systems.
© (1982) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Lawrence Snyder "Configurable,Highly Parallel (CHiP) Approach For Signal Processing Applications", Proc. SPIE 0341, Real-Time Signal Processing V, (28 December 1982); https://doi.org/10.1117/12.933690
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Signal processing

Switches

Very large scale integration

Computer programming

Algorithm development

Computer simulations

Data processing

Back to Top