Paper
4 September 1998 Sub-100-nm and deep sub-100-nm MOS transistor gate patterning
Qi Xiang, Subash Gupta, Chris A. Spence, Bhanwar Singh, Geoffrey C. Yeap, Ming-Ren Lin
Author Affiliations +
Abstract
This paper reports experimental results of polysilicon gate patterning for sub-100 nm and deep sub-100 nm (less than 50 nm) MOS technology development. Sub-100 nm and deep sub-100 nm polysilicon gates have been achieved using an aggressive etch bias process combined with deep ultraviolet (DUV) lithography. In this paper, we report results on BARC effect, uniformity and iso/dense bias, etch selectivity, poly profile sensitivity, endcap pullback and metrology issues. We have achieved pitting free etch for ultra thin gate oxides down to 15 A. Deep sub-100 nm (approximately 50 nm) photo resist lines and deep sub-100 nm (less than 50 nm) poly gates with a good profile have been obtained.
© (1998) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Qi Xiang, Subash Gupta, Chris A. Spence, Bhanwar Singh, Geoffrey C. Yeap, and Ming-Ren Lin "Sub-100-nm and deep sub-100-nm MOS transistor gate patterning", Proc. SPIE 3506, Microelectronic Device Technology II, (4 September 1998); https://doi.org/10.1117/12.323977
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Etching

Transistors

Oxides

Metrology

Optical lithography

Scanning electron microscopy

Lithography

RELATED CONTENT

Positive tone oxide nanoparticle EUV (ONE) photoresists
Proceedings of SPIE (March 21 2016)
Sub-0.1-um vertical MOS transistor
Proceedings of SPIE (September 01 1999)
100 nm CMOS gates patterned with 3 sigma below 10...
Proceedings of SPIE (June 05 1998)
Sem Metrology: Effects Due To Topography And Composition
Proceedings of SPIE (October 15 1984)
PDL oxide enabled pitch doubling
Proceedings of SPIE (March 12 2008)

Back to Top