Paper
22 April 2009 Digital video timing analyzer for the evaluation of PC-based real-time simulation systems
Author Affiliations +
Abstract
Due to the rapid acceleration in technology and the drop in costs, the use of commercial off-the-shelf (COTS) PC-based hardware and software components for digital and hardware-in-the-loop (HWIL) simulations has increased. However, the increase in PC-based components creates new challenges for HWIL test facilities such as cost-effective hardware and software selection, system configuration and integration, performance testing, and simulation verification/validation. This paper will discuss how the Digital Video Timing Analyzer (DiViTA) installed in the Aviation and Missile Research, Development and Engineering Center (AMRDEC) provides quantitative characterization data for PC-based real-time scene generation systems. An overview of the DiViTA is provided followed by details on measurement techniques, applications, and real-world examples of system benefits.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Shawn R. Jones, Jay L. Crosby, and John E. Terry Jr. "Digital video timing analyzer for the evaluation of PC-based real-time simulation systems", Proc. SPIE 7301, Technologies for Synthetic Environments: Hardware-in-the-Loop Testing XIV, 730106 (22 April 2009); https://doi.org/10.1117/12.819119
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Video

Video processing

Clocks

Computer simulations

Commercial off the shelf technology

Data analysis

Oscilloscopes

RELATED CONTENT

Design of two ASIC chips for scientific CCD detectors
Proceedings of SPIE (July 20 2018)
Astros: A Sub-Arcsec CCD Star Tracker
Proceedings of SPIE (November 08 1984)
A Realization Of MC/DCT By Video Signal Processors
Proceedings of SPIE (October 25 1988)
IIA a novel method to optimize media instruction set...
Proceedings of SPIE (February 10 2006)
VLSI Architectures For Block Matching Algorithms
Proceedings of SPIE (October 25 1988)

Back to Top