Paper
12 October 1988 A Hardware Design For Topographical Classification Of Pixels In An Image
Ezzatollah Salari, Paisit Bumrungthum
Author Affiliations +
Proceedings Volume 0956, Piece Recognition and Image Processing; (1988) https://doi.org/10.1117/12.947689
Event: SPIE International Symposium on Optical Engineering and Industrial Sensing for Advance Manufacturing Technologies, 1988, Dearborn, MI, United States
Abstract
The gray level geographical structure (GLGS) is a simple method to represent the local intensity variation of an image in symbolic description. This representation can be used in higher level image processing in subsequent steps. The advent of VLSI microelectronic technology has led to the idea of implementing the GLGS directly in hardware. A two dimensional pipelined systolic pixel classification array is proposed in this paper. In the design, each pair of processing elements processes the data in a pipelined fashion and the data in each pair of processing elements is processed in a parallel fashion to further enhance the system performance.
© (1988) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ezzatollah Salari and Paisit Bumrungthum "A Hardware Design For Topographical Classification Of Pixels In An Image", Proc. SPIE 0956, Piece Recognition and Image Processing, (12 October 1988); https://doi.org/10.1117/12.947689
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Astatine

Image processing

Data processing

Image classification

Microelectronics

Very large scale integration

Computer architecture

RELATED CONTENT

Parallel processing of blocks of data in the network
Proceedings of SPIE (August 24 2009)
Application Of Parallel Processing To Image Exploitation
Proceedings of SPIE (February 23 1989)
System-theoretical approach to multistage image processing
Proceedings of SPIE (August 26 1996)
Interleaver design for high speed turbo decoders
Proceedings of SPIE (December 24 2003)
ASP: a parallel computing technology
Proceedings of SPIE (September 01 1990)

Back to Top