PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
The talk will focus on back end short loop test chip design innovations jointly developed by Design Enablement and Process Technology Development teams at Intel. These short loop test chips serve as quick turn monitors and help to decouple frontend and backend process and yield development. The test chip design innovations, some using ML/AI techniques, allow fast sort testing for design rule coverage, product like layouts, known layout defect modes and litho hot spots. These test chips are designed with FA/FI features for fast debug and for driving process/yield development to low defect density (DD) regimes.
Dipto Thakurta
"Innovations in design of backend interconnect short loop test chips for faster process and yield development", Proc. SPIE PC12958, Advanced Etch Technology and Process Integration for Nanopatterning XIII, (10 April 2024); https://doi.org/10.1117/12.3012302
ACCESS THE FULL ARTICLE
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
The alert did not successfully save. Please try again later.
Dipto Thakurta, "Innovations in design of backend interconnect short loop test chips for faster process and yield development," Proc. SPIE PC12958, Advanced Etch Technology and Process Integration for Nanopatterning XIII, (10 April 2024); https://doi.org/10.1117/12.3012302