Presentation
10 April 2024 Innovations in design of backend interconnect short loop test chips for faster process and yield development
Dipto Thakurta
Author Affiliations +
Abstract
The talk will focus on back end short loop test chip design innovations jointly developed by Design Enablement and Process Technology Development teams at Intel. These short loop test chips serve as quick turn monitors and help to decouple frontend and backend process and yield development. The test chip design innovations, some using ML/AI techniques, allow fast sort testing for design rule coverage, product like layouts, known layout defect modes and litho hot spots. These test chips are designed with FA/FI features for fast debug and for driving process/yield development to low defect density (DD) regimes.
Conference Presentation
© (2024) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Dipto Thakurta "Innovations in design of backend interconnect short loop test chips for faster process and yield development", Proc. SPIE PC12958, Advanced Etch Technology and Process Integration for Nanopatterning XIII, (10 April 2024); https://doi.org/10.1117/12.3012302
Advertisement
Advertisement
KEYWORDS
Design and modelling

Design rules

Back to Top