Silicon photonics has attracted considerable attention in datacom and telecom due to its Complementary- Metal-Oxide-Semiconductor (CMOS) compatibility, high integration, and low transmission loss. Optical splitter can be widely used as a building block in large-scale photonic integration chips, such as wave-division-multiplexing (WDM), optical modulating and optical switching. Suffering from waveguide dispersion, the power splitter exhibits high wavelength sensitivity. This imposes a huge impact on the overall performance of large-scale photonic integration. In order to achieve a significant optical response, we need to implement a beam splitter with large operating bandwidth and small footprint, as well as the ability to achieve arbitrary power-splitting-ratios. Enabled by inverse design, we propose broadband, compact arbitrary-ratio power splitters based on curved directional coupler (CDC). The enhanced particle swarm optimization (EPSO) algorithm is used to engineer the coupling region of the CDCs, greatly reducing the device footprint and improving the device optimization efficiency. The simulation results show that the proposed CDCs based on EPSO can achieve 80 nm operating bandwidth from 1260 nm to 1340 nm. The device coupling footprint can be reduced to 7.15 μm, with an excess loss of less than 0.01 dB. Inverse design allows for the reduction of the considerable time and labor required for manual adjustments. In addition, the optimization room of device footprint and operating bandwidth can be further exploited. With the comprehensive performance metrics, our proposed CDCs can be widely used in high-density photonic systems.
We propose an ultra-broadband, compact size and low loss 3-dB adiabatic subwavelength grating-based power splitter based on the silicon-on-insulator platform. Simulation results show that our proposed device has an operating bandwidth of 250 nm, covering the wavelength range from 1400 to 1650 nm, while the device size is reduced to 11 μm and the excess loss is as low as 0.22 dB. Compatible with mature CMOS process, our proposed subwavelength grating-based power splitter shows excellent potential for large-scale photonic integrated circuits.
We propose a compact, low loss 3dB power splitter enabled by silicon columns. The proposed device consists of two curved waveguides and a group of silicon columns on coupling region, compatible with mature CMOS processes. The simulation results show that the device has the beam splitting of 0.5±0.05 in the wave band from 1270 to 1330nm. Moreover, the effective coupling length is only 11.9μm, and the excess loss is less than 0.04dB, which makes the proposed splitter full of potential to be applied in high-density photonic integrated chips.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.