Polycrystalline silicon thin-film transistors with low-temperature gatedielectrics

Huang-Chung Cheng; Jau-Jey Wang; Ya-Hsiang Tai; Ming Shiann Feng

doi:10.1117/12.131310

27 October 1992 Polycrystalline silicon thin film transistors with low-temperature gate dielectrics

Huang-Chung Cheng, Jau-Jey Wang, Ya-Hsiang Tai, Ming Shiann Feng

Proceedings Volume 1815, Display Technologies; (1992) https://doi.org/10.1117/12.131310
Event: International Symposium on Optoelectronics in Computers, Communications, and Control, 1992, Hsinchu, Taiwan

Abstract

Thin-film transistors (TFTs) have been fabricated by using low-pressure chemical vapor deposition (LPCVD) polycrystalline-silicon (poly-Si) film as the active layer. Various gate dielectrics, i.e. high-temperature gate oxides with different thicknesses, low-temperature thin gate oxides, different combinations of oxide/nitride (O/N) structures with various thicknesses, as well as low-temperature oxide/nitride gate dielectrics have been performed. Their effects on the poly-Si TFTs were investigated. The effective carrier mobility of the devices with thin gate oxides are several time larger than those with thick gate oxides. However, the breakdown voltages of thin gate oxides are too low to satisfy the requirements of TFTs. Silicon nitride deposited by LPCVD can be a substitution due to low fabrication temperatures (700 degree(s)C to 900 degree(s)C), high breakdown field, and smooth dielectric/poly-Si interfaces, but the problem of adopting silicon nitride is the large stress between silicon nitride and silicon substrate. A thin thermal pad oxide between the silicon nitride was therefore grown in order to reduce the high stress at the interface between silicon nitride and poly-Si layer of TFTs. Since thinning the gate dielectrics with O/N structure commits a compromise between better performance and larger stress. Therefore, the optimum thickness of pad oxide is found to be 100 angstroms. Hence, high-performance TFTs with O/N gates can be fabricated at the processing temperatures below 800 degree(s)C to satisfy the requirements of TFTs in the liquid crystal displays (LCDs).

Citation Download Citation

Huang-Chung Cheng, Jau-Jey Wang, Ya-Hsiang Tai, and Ming Shiann Feng "Polycrystalline silicon thin film transistors with low-temperature gate dielectrics", Proc. SPIE 1815, Display Technologies, (27 October 1992); https://doi.org/10.1117/12.131310

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
5 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Oxides

Dielectrics

Silicon

LCDs

Low pressure chemical vapor deposition

Oxidation

Transistors

Show All Keywords

Keywords/Phrases

Search In:

Publication Years