Implications of scaling on static RAM bit cell stability and reliability

Mary Ann Coones; Norm Herr; Al Bormann; Kent Erington; Vince Soorholtz; John Sweeney; Michael Phillips

doi:10.1117/12.139349

14 January 1993 Implications of scaling on static RAM bit cell stability and reliability

Mary Ann Coones, Norm Herr, Al Bormann, Kent Erington, Vince Soorholtz, John Sweeney, Michael Phillips

Proceedings Volume 1802, Microelectronics Manufacturing and Reliability; (1993) https://doi.org/10.1117/12.139349
Event: Microelectronic Processing '92, 1992, San Jose, CA, United States

Abstract

In order to lower manufacturing costs and increase performance, static random access memory (SRAM) bit cells are scaled progressively toward submicron geometries. The reliability of an SRAM is highly dependent on the bit cell stability. Smaller memory cells with less capacitance and restoring current make the array more susceptible to failures from defectivity, alpha hits, and other instabilities and leakage mechanisms. Improving long term reliability while migrating to higher density devices makes the task of building in and improving reliability increasingly difficult. Reliability requirements for high density SRAMs are very demanding with failure rates of less than 100 failures per billion device hours (100 FITs) being a common criteria. Design techniques for increasing bit cell stability and manufacturability must be implemented in order to build in this level of reliability. Several types of analyses are performed to benchmark the performance of the SRAM device. Examples of these analysis techniques which are presented here include DC parametric measurements of test structures, functional bit mapping of the circuit used to characterize the entire distribution of bits, electrical microprobing of weak and/or failing bits, and system and accelerated soft error rate measurements. These tests allow process and design improvements to be evaluated prior to implementation on the final product. These results are used to provide comprehensive bit cell characterization which can then be compared to device models and adjusted accordingly to provide optimized cell stability versus cell size for a particular technology. The result is designed in reliability which can be accomplished during the early stages of product development.

Citation Download Citation

Mary Ann Coones, Norm Herr, Al Bormann, Kent Erington, Vince Soorholtz, John Sweeney, and Michael Phillips "Implications of scaling on static RAM bit cell stability and reliability", Proc. SPIE 1802, Microelectronics Manufacturing and Reliability, (14 January 1993); https://doi.org/10.1117/12.139349

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available