KEYWORDS: Hough transforms, Image processing, Field programmable gate arrays, Chemical elements, Digital signal processing, Point spread functions, Signal processing, Cameras, Binary data, Data processing
This paper describes an implementation of the Hough Transform (HT) that uses a hybrid-log structure for the main
arithmetic components instead of fixed or floating point architectures. A major advantage of this approach is a reduction
in the overall computational complexity of the HT without adversely affecting its overall performance when compared to
fixed point solutions. The proposed architecture is compatible with the latest FPGA architectures allowing multiple units
to operate in parallel without exhausting the dedicated (but limited) on-chip signal processing resources that can instead
be allocated to other image processing and classification tasks. The solution proposed is capable of performing a real-time
HT on megapixel images at frame rates of up to 25 frames per second using a Xilinx VirtexTM architecture.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.