Mr. Ivan Lukashov Profile

Ivan Lukashov

at ITMO Univ

SPIE Involvement:

Author

Publications (1)

Proceedings Article | 23 November 2024 Poster + Paper

High-level design of neuromorphic processors based on explicit decoupling of computations and transaction flow control

Ivan Lukashov, Alexander Antonov, Sergei Tabunshchik

Proceedings Volume 13239, 132391K (2024) https://doi.org/10.1117/12.3036460

KEYWORDS: Design, Computer hardware, Neurons, Image processing, Neural networks, Prototyping, Power consumption, Education and training, Data processing

Read Abstract +

The paper is devoted to high-level design approaches of hardware accelerators for high-performance execution of spiking neural networks (SNNs). SNNs are considered promising for energy-efficient image segmentation, detection and classification, pattern recognition, optical signal processing and other related tasks. However, for efficient execution of SNNs, hardware should be tightly adapted to workload and co-designed with software. This raises the need for rapid development of deeply customizable, complex hardware, which is not sufficiently supported by mainstream design tools.

We explore application of an original hardware design methodology based on explicit decoupling of computations and transaction flow control to neuromorphic processor microarchitecture. We have developed “Neuromorphix” class library that provides a custom abstraction level for synthesizable neuromorphic processors descriptions. This abstraction level is based on transactions traversing through pipelined structures, computing data while being in-flight within the hardware structures, and managed by automatically generated control infrastructure. This control infrastructure includes a block of sequential neuron selector, spikes scheduling buffers, control flow protocols, memory architecture for static and dynamic neuron parameters, which together orchestrate data processing and communication within the hardware.

The library is integrated in ActiveCore hardware generation framework previously developed by the authors. Experimental designing of FPGA-based prototypes shows that the proposed approach allows to efficiently separate non-intuitive aspects of hardware microarchitecture (requiring highly specific competence for implementation) from trivial application-specific logic and reuse of complex design decisions in hardware microarchitecture, while preserving full control over internals of synthesized hardware and obtaining competitive characteristics of generated designs.

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Keywords/Phrases

Search In:

Publication Years