As the core component of the camera, infrared focal plane detector assembly is widely used in the field of aerospace infrared remote sensing because of its excellent performance in thermal image viewing, forward-looking early warning, prevention and control monitoring, infrared recognition and so on. Aiming at the 4kx4k large area array infrared video circuit spliced by four 2kx2k infrared detectors, firstly this paper considers the difficulties of piecewise adjustment of integration time and sampling point position delay compensation of spliced detectors from the perspective of FPGA. Then the design idea is given, including configuring and using management chip to reduce clock jitter and improve the reliability of data transmission; the functions of programmable adjustment of pixel blind coordinates and real-time inconsistency correction are realized, and the image quality is improved; using DDR2 to store inconsistency correction parameters; finally, the channel image data synthesis and transmission are completed. All functions such as focal plane control, signal processing and plug-in chip control are completed with one FPGA, which has the advantages of miniaturization and lightweight. The test shows that the design idea and scheme in this paper are feasible and practical, which provides reliable technical support for video signal processing of aerospace remote sensing large array detector, and is of great significance.
We proposed a design method of infrared video processor, hereinafter referred to as processor, used on geostationary orbit (GEO), for the performance of detector degraded after long time working in the complex space environment. Compared with the traditional design, this method used on-obit calibration technology to update the image preprocessing algorithm parameters and defective pixels. It improved single event effect (SEE) ability and implemented updatable function for the program of main controller, by used on-obit dynamic refresh and injection technology. The experimental results show that, the image quality kept stable when the performance of detector degraded. And the imaging system worked normally, and no need to reload the program of main controller when SEE occurs. It can also update and load the program of main controller with bus instruction. This method ensures the processor working normally in harsh space environment, and provides technical expertise for the follow-up design of processor.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.