In this paper, a 16-bit two-stage analog-to-digital converter (ADC) for 320×256 infrared focal plane array readout integrated circuit (ROIC) is proposed. Compared with the traditional pixel-level pulse frequency modulation (PFM) structure, the optimized pixel-level column-level hybrid ADC based on two-stage quantization structure proposed in this paper can achieve higher linearity and lower power consumption while maintaining its high dynamic range. This design is based on 0.18μm 1P5M CMOS process. The pixel circuit pitch is 30μm, and the array size is 11mm×11mm. According to the simulation results, the non-linearity is 0.15%, which means the good linearity is achieved. The typical power consumption of the proposed pixel array is 61mW. The charge handling capacity is 1Ge-, and the dynamic range is 94.45dB.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.